Regviz

Freescale Semiconductor /MKW20Z4 /I2C0 /FLT

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FLT

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MKW20Z4/I2C0/FLT#0x0

7 43 0 0 00 0 0 0 0 0 0 0 0 (0)FLT0 (0)STARTF 0 (0)SSIE 0 (0)STOPF 0 (0)SHEN

STARTF=0, FLT=0, SSIE=0, STOPF=0, SHEN=0

Description

I2C Programmable Input Glitch Filter Register

Fields

FLT

I2C Programmable Filter Factor

0 (0): No filter/bypass
STARTF

I2C Bus Start Detect Flag

0 (0): No start happens on I2C bus

1 (1): Start detected on I2C bus
SSIE

I2C Bus Stop or Start Interrupt Enable

0 (0): Stop or start detection interrupt is disabled

1 (1): Stop or start detection interrupt is enabled
STOPF

I2C Bus Stop Detect Flag

0 (0): No stop happens on I2C bus

1 (1): Stop detected on I2C bus
SHEN

Stop Hold Enable

0 (0): Stop holdoff is disabled. The MCU’s entry to stop mode is not gated. Clocks to peripherals are gated when the core stop occurs.

1 (1): Stop holdoff is enabled. Stop mode entry is gated until the current transaction phase is complete, and the IP enters stop mode (clocks are gated) after the current phase’s completion. That is to say: If the system stop request occurs between the address or data phase, the stop acknowledge is asserted after the current byte and IIC ack completion (after the acknowledge in the ninth cycle).

Links

()

Register License

Redistribution and use in source and binary forms, with or without modification,\nare permitted provided that the following conditions are met:\n o Redistributions of source code must retain the above copyright notice, this list\n of conditions and the following disclaimer.\n o Redistributions in binary form must reproduce the above copyright notice, this\n list of conditions and the following disclaimer in the documentation and/or\n other materials provided with the distribution.\n o Neither the name of Freescale Semiconductor, Inc. nor the names of its\n contributors may be used to endorse or promote products derived from this\n software without specific prior written permission.\n THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND\n ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED\n WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\n DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR\n ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\n (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\n LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON\n ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\n SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data